Aldec ALINT v2008.06 英文正式版(Verilog語法的設計規則檢查軟體)
破解說明:
關掉主程式,破解檔放置於crack夾內,請將破解檔複製於主程式的安裝目錄內既可破解
內容說明:
ALINT是一個高度優化的Verilog語法的設計規則檢查軟體。它包括一套完整的starc的設計風格,
指導規則,以方便您在下次的ASIC設計中使用。
英文說明:
ALINT is a highly optimized Verilog design rule checker. It includes a
complete set of STARC Design Style Guide rules to use in your next ASIC
design. STARC is a consortium of 11 Japanese ASIC foundries that has
established a set of design rule guidelines for corporations to follow
based on a set of best-design practices.
Top Features:
Verilog Code checks, design elaboration and synthesis emulation
Clock Domain Crossing (CDC)
User Modified Design Rules
Fast analysis of complex ASIC/FPGA-SOC designs
Cross-probing of Error messages to source code
Configuration Manager
Supports STARC Design Rules
相關商品:
Aldec Active-HDL v8.1 英文正式版(VHDL集成設計仿真環境軟體)
Aldec Riviera-PRO v2009.02 英文正式版(單內核VHDL/Verilog和EDIF混合仿真器軟體)
Aldec Riviera v2007 06 英文正式版(單內核VHDL/Verilog和EDIF混合仿真器軟體)